FAIRCI SEMICOND FDC6302P	DUCTOR				October 1997
•	Γ, Dual P-Chanr	nel	Features		
General Description These Dual P-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors in load switchimg applications. Since bias resistors are not required this one P-Channel FET can replace several digital transistors with different bias resistors like the IMBxA series.		<ul> <li>-25 V, -0.12 A continuous, -0.5 A Peak. R<sub>DS(ON)</sub> = 13 Ω @ V<sub>GS</sub>= -2.7 V R<sub>DS(ON)</sub> = 10 Ω @ V<sub>GS</sub>= -4.5 V.     </li> <li>Very low level gate drive requirements allowing direct operation in 3V circuits. V<sub>GS(th)</sub> &lt; 1.5V.     </li> <li>Gate-Source Zener for ESD ruggedness. &gt;6kV Human Body Model     </li> <li>Replace multiple PNP digital transistors (IMHxA series) wi one DMOS FET.     </li> </ul>			
<del>, A</del>					
SOT-23	SuperSOT <sup>™</sup> -6	SuperSOT <sup>™</sup> -8	SO-8	SOT-223	SOIC-16
	D1 D1 SOT ™-6 <sup>pin1</sup> G1	G2 S2			3


## **Absolute Maximum Ratings** $T_{A} = 25^{\circ}C$ unless other wise noted

Symbol	Parameter		FDC6302P	Units
V <sub>DSS</sub>	Drain-Source Voltage		-25	V
V <sub>GSS</sub>	Gate-Source Voltage		-8	V
D	Drain Current - Continuous - Pulsed		-0.12	A
			-0.5	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	0.9	W
		(Note 1b)	0.7	
T_,T <sub>stg</sub>	Operating and Storage Temperature R	ange	-55 to 150	C°
ESD	Electrostatic Discharge Rating MIL-ST Human Body Model (100pf / 1500 Ohr		6.0	kV
THERMA	L CHARACTERISTICS			
R <sub>eja</sub>	Thermal Resistance, Junction-to-Ambie	ent (Note 1a)	140	°C/W
R <sub>euc</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	60	°C/W


© 1997 Fairchild Semiconductor Corporation

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = -250 \mu A$	-25			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_{\rm D}$ = -250 µA, Referenced to 25 °C		-20		mV /°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -20 V, V_{GS} = 0 V$			-1	μA
		$T_{J} = 55^{\circ}C$			-10	μA
GSS	Gate - Body Leakage Current	$V_{GS} = -8 V, V_{DS} = 0 V$			-100	nA
	CTERISTICS (Note 2)					
$\Delta V_{GS(th)} / \Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_{D}$ = -250 µA, Referenced to 25 °C		1.9		mV /°C
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{\rm DS} = V_{\rm GS}, \ I_{\rm D} = -250 \ \mu {\rm A}$	-0.65	-1	-1.5	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -2.7 \text{ V}, I_{D} = -0.05 \text{ A}$		10.6	13	Ω
		$V_{GS} = -4.5 \text{ V}, I_{D} = -0.2 \text{ A}$		7.9	10	1
		T <sub>J</sub> =125°C		12	18	
D(ON)	On-State Drain Current	$V_{GS} = -2.7 \text{ V}, V_{DS} = -5 \text{ V}$	-0.05			А
9 <sub>FS</sub>	Forward Transconductance	$V_{\rm DS} = -5 \text{ V}, \ \text{I}_{\rm D} = -0.2 \text{ A}$		0.135		S
DYNAMIC C	CHARACTERISTICS	·				
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 V, V_{GS} = 0 V,$ f = 1.0 MHz		11		pF
C <sub>oss</sub>	Output Capacitance	t = 1.0 MHz		7		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			1.4		pF
SWITCHING	CHARACTERISTICS (Note 2)					
t <sub>D(on)</sub>	Turn - On Delay Time	$V_{DD} = -6 V, I_{D} = -0.2 A,$		5	12	ns
ţ,	Turn - On Rise Time	$V_{\rm GS}$ = -4.5 V, R <sub>GEN</sub> = 50 $\Omega$		8	16	ns
D(off)	Turn - Off Delay Time			9	18	ns
t <sub>f</sub>	Turn - Off Fall Time			5	10	ns
Q <sub>g</sub>	Total Gate Charge	$V_{\rm DS} = -5 \text{ V}, \text{ I}_{\rm D} = -0.2 \text{ A},$		0.22	0.31	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = -4.5 V		0.12		nC
Q <sub>gd</sub>	Gate-Drain Charge			0.05		nC
DRAIN-SOU	IRCE DIODE CHARACTERISTICS AND MAXI	IMUM RATINGS	1			1
s	Maximum Continuous Drain-Source Diode For				-0.7	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = -0.7 A$ (Note 2)		-1	-1.3	V
design while F	m of the junction-to-case and case-to-ambient thermal resistance where $R_{BcA}$ is determined by the user's board design. 140°C/W on a 0.125 in <sup>2</sup> pad of 202 copper. Use Width ≤ 300µs, Duty Cycle ≤ 2.0%.	W on a 0.005 in <sup>2</sup> of pad			gut i Gra	

FDC6302P Rev.C



FDC6302P Rev.C



#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation<sup>™</sup> UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: <u>FDC6302P\_Q</u>